Abstract-A spacer patterning technology using a sacrificial layer and a chemical vapor deposition (CVD) spacer layer has been developed, and is demonstrated to achieve sub-7 nm structures with conventional dry etching. The minimum-sized features are defined not by the photolithography but by the CVD film thickness. Therefore, this technology yields critical dimension (CD) variations of minimum-sized features much smaller than that achieved by optical or e-beam lithography. In addition, it also provides a doubling of device density for a given lithography pitch. This method is used to pattern silicon fins for double-gate metal-oxide semiconductor field effect transistors (MOSFETs) (FinFETs) and gate electrode structures for ultrathin body MOSFETs. Process details are presented.
I. INTRODUCTION
T HIN-BODY SOI devices are promising for scaling CMOS devices into the nanoscale regime. Two promising structures are the ultrathin body (UTB) FET with a single gate [1] and the double-gate FinFET [2] , [3] . The UTB structure minimizes subsurface leakage paths between the source and drain because the leakage current flows primarily along the bottom of the thin body, where the electric potential is the least effectively controlled by the gate. Therefore, a thinner body allows for more aggressive gate-length scaling. The FinFET, with a double-gate surrounding a narrow silicon fin, provides an ideal 60 mV/dec subthreshold swing and robustness against short-channel effects [4] , [5] . In these thin-body devices, the threshold voltage is mostly determined by the gate work function, so that statistical dopant fluctuation effects are reduced [6] , [7] , and impurity scattering is minimized.
For the FinFET, short-channel effects can be suppressed by employing a body thickness (silicon fin width) which is approximately half of gate length [3] , [8] . This is clearly impossible to accomplish with standard lithography technologies when is at the limit of lithography. Ashing and trimming technologies have been successfully used to make 17 nm lines [9] , but the uniformity of these approaches is poor. E-beam lithography has produced 15 nm gates [10] . However, the throughput of e-beam lithography is low and its uniformity is not yet satisfactory for sub-30 nm gate length fabrication as shown in Fig. 1 ultraviolet (EUV) lithography has generated 38 nm period patterns [11] , but is not yet readily available. Uniformity is especially critical for the FinFET because variation in fin thickness ( ) can cause a change in the channel potential and subband structure, which governs short-channel behavior and quantum confinement effects [12] , [13] .
In addition to small linewidth, increased silicon fin pitch is desirable because multiple fins are needed to increase the effective channel width. Thus, the pitch of silicon fins limits device density and layout-area efficiency [14] .
A spacer patterning technology is attractive for overcoming the limits of conventional lithography techniques in terms of pattern fidelity, CD variation, and pattern density. Johnson et al. [15] made 0.25 m poly-Si spacer gates and To et al. [16] have reported 90 nm poly-Si spacer gates. However, these minimum feature sizes are not small enough for nano-scale CMOS devices. The spacer patterning technology described in this paper can produce extremely narrow and uniform silicon fins for FinFET devices as well as narrow gates for short-channel UTBFET devices. Furthermore, it provides for a doubling of fin density in the FinFET, which doubles the drive current for a given lithography pitch, as shown in Fig. 2(a) and (b). One drawback of prior spacer technologies is that only one line width (gate length) is available. By combining a conventional masking process and the spacer process in a novel manner, we overcome this limitation. A 6.5 nm silicon fin is formed and UTB devices with 30 nm gate length are successfully fabricated. 
II. SILICON FIN FORMATION IN FINFETs
A spacer patterning technology was first used in fin formation in a FinFET process [2] , [3] . As the starting material, (100) SOI wafers were used. The 100 nm silicon film was reduced to 50 nm by thermal oxidation. A remaining 50 nm oxide serves as a hard mask to protect the silicon fin during the subsequent etch. 200 nm Si Ge was then deposited by LPCVD as a sacrificial layer. Si Ge is chosen because it is easily etched by (5 : 1 : 1) H O : NH OH : H O at 75 C with high selectivity. As the Ge mole fraction in Si Ge increases, this wet etch rate increases dramatically.
The SiGe layer was then patterned into sacrificial structures (to support the spacers) with optical lithography and plasma etching as shown in Fig. 3(a) . The process conditions of the anisotropic Si Ge etch were as follows: 50 sccm Cl , 150 sccm HBr, 15 mTorr, 300 W RF top power, and 150 W RF bottom power in a Lam Research 9400 TCP etcher. The etch rate was 1.1 m/min. A vertical profile is crucial to the spacer patterning technology because sloped Si Ge sidewalls would lead to sloped spacers, thus resulting in increased final line widths. It is also important to completely remove polymers after the Si Ge plasma etch. The estimated residual polymer thickness adhering to the sidewalls of Si Ge was 20 30 nm, which would significantly enlarge a minimum-sized feature. As a postetch treatment for the removal of polymers, the following steps were performed: (100 : 1) HF 10 s, photoresist strip with oxygen plasma, (100 : 1) HF 10 s, and piranha [(4 : 1) H SO : H O @ 120 C) cleaning.
Phospho-silicate glass (PSG) thickness of 10 nm or 30 nm was then deposited by LPCVD over the patterned sacrificial Si Ge layer. Low PSG deposition rate ( 8 nm/min) was achieved with the following process conditions: SiH sccm, O 70 sccm, PH 11.3 sccm, and 450 C. The thickness of PSG at the sidewalls of the sacrificial Si Ge structures determines the final fin width. An extremely small fin width, beyond the lithographic limit as well as very uniform fin width can therefore be obtained with this spacer patterning technology. A subsequent anisotropic PSG spacer etch removed the PSG film on top of the sacrificial Si Ge structure [ Fig. 3(b) ], to generate an even number of spacers (fins). A 100% PSG over etch was applied to eliminate any spacer tails at the bottom of the Si Ge which would otherwise result in a broadened fin width. The process conditions for the PSG spacer etch were: 100 sccm CF , 13 mTorr, 200 W RF top power and 40 W RF bottom power. The etch rate was 120 nm/min. This recipe produced spacers with vertical walls as shown in Figs. 3(c) and 4(b) . The step coverage of the PSG film was around 70%, which yielded spacer widths of 6.5 nm and 20 nm. This spacer technique provides very low CD variation when compared to ashing-trimming [9] and e-beam lithography with SAL-601 resist (Fig. 1) . The Si Ge structures were then removed by dry etch with 200 sccm HBr, 5 sccm O , 35 mTorr, 250 W RF top power, and 120 W RF bottom power at rate of 800 nm/min. This anisotropic etch did not result in any loss of the thermally grown oxide because the etch selectivity of Si Ge to SiO is higher than 400. Si Ge residues after plasma etch were removed with Because the spacer technique forms only one line width, variable fin widths can be achieved by using photoresist to define the entire active region as shown in Fig. 3(e) . This technoque, however, can only be used to define large line widths.
The active pattern was then transferred to the underlying oxide hard mask and SOI film. 100 sccm CF , 13 mTorr, 200 W RF top power, and 40 W RF bottom power was used for the oxide hard mask etch. 50 sccm Cl , 150 sccm HBr, 15 mTorr, 300 W RF top power, and 150 W RF bottom power was used for the silicon etch. The silicon etch rate was 550 nm/min and the oxide etch rate was 40 nm/min. Silicon fins as narrow as 6.5 nm were obtained with the spacer patterning technology as shown in Fig. 4(e) . A sacrificial oxidation step was then used to remove etch damage. 10 nm of thermal oxide was grown in 12 min @ 900 C in O . The bowed profile of the fin in the cross-sectional tunneling electron microscope (TEM) photograph shown in Fig. 5(a) and (b) resulted from a faster oxidation rate at the middle of the fins. This phenomenon was verified with TSUPREM4 simulation as shown in the inset of Fig. 5(b) . Optimization of the sacrificial oxidation process is thus required to minimize the bowing effect. During HF removal of the sacrificial oxide, the PSG spacers and the hard mask oxide was also removed, and the buried oxide beneath the fin was undercut. The gate oxide was then grown at 750 C, 12 min. An in-situ 900 C, 30 min N anneal was used to improve the gate-oxide quality. The gate electrode is then patterned over the fin using conventional lithography and etch processes as shown in Figs. 3(f) and 4(f) . SiGe was chosen as the gate confirms the concave profile of the silicon fin caused by sacrificial oxidation using TSUPREM4 process simulation.
material to produce an appropriate threshold voltage using gate work-function engineering [18] - [20] .
III. GATE FORMATION IN UTB MOSFETs
This spacer patterning technology is also applied to obtain short gate lengths beyond the lithographic limit in planar ultrathin body (UTB) transistor structures [1] , [21] . This avoids the formation of "stringers" in the gate hard mask, which can be problematic in nonplanar structures. Up through gate and hard mask deposition, the fabrication process is similar to that reported in [1] , [21] . As in fin patterning for the FinFET structure, 200 nm sacrificial Si Ge was deposited and patterned, as shown in Fig. 6(a) . 30 nm PSG spacers were then formed. The CF -based etch recipe for patterning PSG spacers made a microtrench along the Si Ge pattern [22] . This pattern was transferred to the underlying ultrathin silicon body during the subsequent gate etch and the thin body silicon for S/D was dis- Because the spacer patterning technology always produces lines in pairs, one of the lines needs to be removed in order to obtain a single gate. As shown in Fig. 6(c) , a separate resist mask was used for this purpose. This mask is not necessary for certain gate layouts as in the case of shorted NMOS and PMOS gate electrodes in a CMOS inverters. Diluted (25 : 1) HF was used to remove the PSG spacer not protected by the photoresist as shown in Fig. 6(d) . The etch selectivity of PSG to HTO was more than 10 : 1.
A photoresist mask was used to define contact pads and also to provide variable channel lengths as shown in Fig. 6(e) . The gate length of the transistor on the right in Fig. 6 (f) can be varied using conventional lithography whereas the minimum channel length is defined by the spacer mask.
The gate plasma etch consisted of four steps: a two part HTO hard mask etch, main etch of poly-SiGe gate, and overetch of poly-SiGe gate. 100 sccm CF , 13 mTorr, 200 W RF top power, and 40 W RF bottom power were used to etch 90% selectivity ( 400 : 1). This HBr-based etch recipe produced a notched T-shaped (in a cross-section) gate [1] . A 10 nm lateral undercut (depends on etch time) on each side of the gate at the interface of the poly-SiGe and gate oxide was made. As a postetch treatment for polymer removal, (100 : 1) HF was used, which also removed the PSG spacer on the HTO hard mask. Fig. 7 shows a UTB transistor fabricated with this process with a top-surface gate length of 47 nm. The actual gate length at the bottom is estimated to be around 30 nm or less due to the lateral undercut on each side of the T-shaped gate. After the definition of the SiGe gate using the spacer patterning technology, oxide/nitride spacers are formed on the sides of the gate. A selective Ge deposition process was used to create a raised source/drain structure to reduce the series resistance [21] . Fig. 8 (a) and (b) shows PMOS characteristics of UTB devices with 30 nm gates defined by spacer patterning technology over 2.1 nm gate oxide and 4 nm UTB. 380 A/ m drive current at 1.0 V, 10 pA/ m leakage current, and 75 mV/dec subthreshold swing were achieved. Fig. 8(c) shows that the threshold voltage roll-off characteristics and short-channel effects are very well controlled.
IV. CONCLUSION
A spacer patterning technology was developed for defining narrow-width silicon fins in the FinFET and small gate-lengths in the UTB MOSFET. Linewidths down to 6.5 nm were successfully defined. UTB devices with 30 nm gate length and 4 nm body thickness were fabricated with this process and exhibited excellent on and off state performances. This spacer technology provides higher device density, shorter channel lengths, and more uniform pattern size than optical and e-beam lithography.
